Skip to main content

Intel 16-bit Registers




8086 Architecture

• The 8086 has two parts, the Bus Interface Unit (BIU) and the

Execution Unit (EU).

• The BIU fetches instructions, reads and writes data, and computes the

20-bit address.



• The EU decodes and executes the instructions using the 16-bit ALU.



• The BIU contains the following registers:

IP - the Instruction Pointer

CS - the Code Segment Register

DS - the Data Segment Register

SS - the Stack Segment Register

ES - the Extra Segment Register





The BIU fetches instructions using the CS and IP, written CS:IP, to contract the 20-bit address.



Data is fetched using a segment register (usually the DS)

and an effective address (EA) computed by the EU depending on the

addressing mode.



The EU contains the following 16-bit registers:

AX - the Accumulator

BX - the Base Register

CX - the Count Register

DX - the Data Register

SP - the Stack Pointer \ defaults to stack segment

BP - the Base Pointer /

SI - the Source Index Register

DI - the Destination Register




These are referred to as general-purpose registers, although, as seen by

their names, they often have a special-purpose use for some instructions.

The AX, BX, CX, and DX registers can be considers as two 8-bit registers, a

High byte and a Low byte.



This allows byte operations and compatibility with

the previous generation of 8-bit processors, the 8080 and 8085. 8085 source

code could be translated in 8086 code and assembled.



The 8-bit registers are:

AX --> AH,AL

BX --> BH,BL

CX --> CH,CL

DX --> DH,DL


Comments

Popular posts from this blog

8086 internal registers 16 bits (2 bytes each)

8086 block Diagram

An Introduction to 8086 Microprocessor

Slide 2 Slide 2 8086 Features: • 16-bit Arithmetic Logic Unit • 20-bit address bus - 220 = 1,048,576 = 1 meg The address refers to a byte in memory. In the 8088, these bytes come in on the 8-bit data bus. In the 8086, bytes at even addresses come in on the low half of the data bus (bits 0-7) and bytes at odd addresses come in on the upper half of the data bus (bits 8-15). The 8086 can read a 16-bit word at an even address in one operation and at an odd address in two operations. The 8088 needs two operations in either case. The least significant byte of a word on an 8086 family microprocessor is at the lower address. Slide 3 Simplified CPU Design: